A step-down DC-DC converter with charge-average processes is proposed in this paper. The converter is designed by using switched-capacitor (SC) techniques. Different from conventional converters such as a series-parallel type power converter and a Dickson-type power converter, the ripple noise of the proposed converter is small, because the output voltage is always obtained irrespective of the states of the clock pulses. The output voltage of the proposed converter is expressed by (Q/P ) × V in (P ∈ {1, 2, . . . , N} and Q ∈ {1, 2, . . . , N}). Furthermore, when the number of the capacitors is small, the hardware-cost for the proposed circuit is less than that for the conventional converters such as a series-parallel type power converter and a ring-type power converter. Concerning 3-stage power converters, SPICE simulations are performed to confirm the validity of the circuit design. For the input voltage 3.6V , the power efficiency of the proposed circuit is 92.7 % in the output current about 320mA.
Introduction
In the design of power converters for mobile equipments such as cellular phones and digital cameras, needs for thin circuit composition and light-weight are growing. Most of the power transformers exploit magnetic elements to converter input voltages. However, the magnetic elements such as inductors cause the increase of volume and weight, and there is the possibility of faulty operation for neighboring circuits. Therefore we focused on a switched-capacitor (SC) technique. The power converters which are designed by using SC techniques consist of only power-switches and capacitors (1) - (17) . For the realization of the SC power transformers, several attempts have already been made. For example, Mak et al. realized a series-parallel type power converter (3) , and Hara et al. proposed a ring-type type DC-DC converter (13) . However, different from the power transformers using magnetic elements, the SC power transformers cannot convert the voltage continuously. In the design of a cellular phone, the DC voltage such as 2.3V is required for CPU's. Therefore the SC DC-DC converters which can generate 2/3 stepped-down voltages are required to realize high efficiency, because the typical voltage of the lithium battery is about 3.6V .
In this paper, a step-down DC-DC converter with charge-average processes is proposed. The converter designed by using switched-capacitor (SC) techniques can generate the output voltage which is expressed by (Q/P )×V in (P ∈ {1, 2, . . . , N} and Q ∈ {1, 2, . . . , N}). Different from conventional converters such as a seriesparallel type power converter (3) (4) and a Dickson-type power converter (5)- (12) , the ripple noise of the proposed converter is small, because the output voltage is always obtained irrespective of the states of the clock pulses. Furthermore, when the number of the capacitors is small, the hardware-cost for the proposed circuit is less than that for the conventional converters such as a series-parallel type power converter and a ring-type power converter (13) - (16) . Concerning 3-stage power converters, SPICE (18) simulations are performed to confirm the validity of the circuit design. Figure 1 shows a series-parallel type power converter (3) (4) . The conventional converter shown in Fig.1 can provide stepped-up and stepped-down voltages. The conventional converter consists of 4N −1 power switches and N + 1 capacitors. However series-parallel type con- verter for step-down conversion can be expressed by the circuit shown in Fig.2 . In this case, the conventional circuit consists of 3N − 1 switches and N + 1 capacitors.
Circuit Structure

Series-Parallel type DC-DC Converter
In Fig.2 , the power-switches S i,j are driven by nonoverlapped 2-phase pulses Φ i,j . Firstly, the capacitors C 1 , . . . , C P are connected in series via S 2,j . In this timing, the charged-voltage of each capacitor becomes V in /P since C 1 , . . . , C P are charged by the input voltage V in via S 3,1 . Next, C 1 , . . . , C P are connected in parallel via S 1,j and S 4,j . In this timing, the output voltage V in /P is obtained. The step-down conversion is achieved by iterating these operations. Hence, in the series-parallel type converter, the output capacitor C o becomes large to reduce the ripple noise of the output voltage, because the output voltage cannot be obtained in every clock cycle.
When the output current is 0 and the voltage-drop caused by power-switches is free, the output voltage V out is given by
where P ∈ {1, 2, . . . , N}. As Eq. (1) shows, the seriesparallel type power converter cannot provide a 2/3 stepped-down voltage. Figure 3 shows a ring-type power converter (13) - (16) . The conventional converter consists of 4N power switches and N + 1 capacitors. In Fig.3 , the clock pulses for S 1,j are non-overlapped N -phase pulses Φ i,j ( (i = 1, . . . , 4) and (j = 1, 2, . . . , N) ), and the clock pulses for S 2,j are set to the inverted pulses of Φ 1,j . The switches S 3,j and S 4,j are driven by the clock pulses obtained by shifting the clock-pulses Φ 1,j cyclically. When P capacitors are connected in series via S 3,j , S 2,j and S 1,j , the chargedvoltage of each capacitor becomes V in /P . At the same 
Ring type DC-DC Converter
where P and Q ∈ {1, 2, . . . , N} denote the number of the capacitors connected to the input terminal and the output terminal, respectively. The parameters P and Q are determined by the timing of the clock pulses for S 3,j and S 4,j , respectively. As Eq. (2) shows, the ring-type power converter can generate various types of output voltages. Different from the series-parallel type converter, the output voltage of the ring-type converter is always obtained irrespective of the states of the clock pulses. Therefore the ripple noise of the ring-type converter is smaller than that of the series-parallel type converter. However, as Figs.1 ∼ 3 show, the hardware-cost for the ring-type power converter is larger than that for the series-parallel type. Furthermore, the control of the power-switches is complex since the ring-type power converter requires N -phase clock pulses. Figure 4 shows the proposed charge-average type power converter. The proposed converter consists of (2N −1)+2
Proposed Power Converter
power switches and N + 1 capacitors. Via S l and S r , the right and left terminals of the capacitors C j are connected mutually to the right and left terminals of the other capacitors, respectively.
To explain the circuit operation plainly, the example of Fig.5 is used. Figure 5 shows the proposed converter when N = 3. By setting the clock pulses as shown in Fig.6 , the converter in Fig.5 can generate the output Figure  7 shows the instantaneous equivalent circuits for these cases. Firstly, the capacitors C 1 , . . . , C P are connected in series via S 1,j . In this timing, the stepped-down voltage is taken out from the left-terminal of C P −Q+1 via S 2,j . Hence, the electric charges in the capacitors from C P −Q+1 to C P are consumed by the output load R o . Secondly, some of the capacitors from C 1 to C P −Q are connected in parallel with the capacitors from C P −Q+1 to C P (see in Fig.7) . By connecting C 1 , . . . , C P −Q with C P −Q+1 , . . . , C P , the electric charges in C 1 , . . . , C P are averaged. The step-down conversion is performed by iterating these processes. As Fig.7 shows, the output When the voltage drops caused by the power switches are 0, the characteristics of Figs.7 (a) and (b) can be analyzed as follows. In the steady state, the differential values of the electric charges in C k (k = 1, . . . , P ) and
where ∆q k Φ1 and ∆q k Φ2 denote the electric charges when Φ 1 and Φ 2 , respectively. In the case of Φ 1 , the differential values of the electric charges in the input and the output terminals, ∆q Φ1,Vin and ∆q Φ1,Vout , are given by ∆q Φ1,Vin = ∆q
and ∆q Φ1,Vout = ∆q
On the other hand, in the case of Φ 2 , the differential values of the electric charges in the input and the output terminals, ∆q Φ2,Vin and ∆q Φ2,Vout , are given by 
Here, we assume that the voltages of the capacitors,
T c . In this case, the following equation is obtained :
From Eqs.(3) ∼ (8), the following equation is derived :
From Eqs. (7) and (9), the following determinant is obtained :
· · · · · · · · · · · · · · · · · · · · · (10)
Hence, the equivalent circuit can be expressed by circuit shown in Fig.8 , where R on denotes the SC-resistance (P − 1)T c /(P 2 C) in Eq.(10). From Eq. (10) and Fig.8 , the ideal power efficiency is given by
where P RoLoss and P RonLoss denote the consumed electric power in R o and R on , respectively. When C o = 0, the output voltage ripple ∆V out is obtained as follows.
In the case of Φ 1 , the output voltage V out,Φ1 (t) is given by
. · · · · · · · · · · · · · · ·(12)
On the other hand, in the case of Φ 2 , the output voltage V out,Φ2 (t) is given by
. · · · · · · · · · · · · ·(13)
Then the output voltage ripple ∆V out is obtained
When the voltage drops caused by the power switches are 0, the characteristics of Fig.7 (c) can be analyzed as follows. In the steady state, the differential values of the electric charges in C k (k = 1, . . . , P ) and C o satisfy 
In this case, the following equation is obtained :
From Eqs. (15) ∼ (19), the following equation is derived:
From Eqs. (18) and (20), the following determinant is obtained :
Hence, the equivalent circuit can be expressed by circuit shown in Fig.8 , where R on denotes the SC-resistance 2T c /(9C) in Eq.(21). From Eq.(21) and Fig.8 , the ideal power efficiency is given by
When C o = 0, the output voltage ripple ∆V out is obtained as follows. In the case of Φ 1 , the output voltage V out,Φ1 (t) is given by
Then the output voltage ripple ∆V out is obtained by
As Fig.8 shows, the equivalent circuit of the proposed converter is the same as that of the conventional converters (3) (4) (13) (14) . Therefore, the characteristic behavior of the proposed converter becomes the same as that of the conventional converters (3) (4) (13) (14) . When the output current is 0 and the voltage-drop caused by powerswitches is free, the ideal output voltage V out is given by Table 1 shows the types of power conversions. As Table 1 shows, the proposed converter can provide various types of stepped-down voltages. Table 2 shows the material cost for the power converters. When N ≤ 3, the hardware-cost for the proposed converter is smaller than Step of conversion conversion
Series-parallel type
Step-up (1/P )Vin of Fig.1 and or step-down (Q)Vin Series-parallel type
Step-down (1/P )Vin of Fig.2 
Ring type
Step-down and (Q/P )Vin step-down Proposed
Step-down (Q/P )Vin Table 2 . Material costs for power converters that for the conventional converters. Figure 9 shows the examples of the proposed converters for specific uses. As Fig.9 shows, the number of the power-switches can be reduced by choosing the converter according to applications. For example, when 2/3 step-down, the number of the power-switches for Fig.9 (c) is below the half of that for the ring-type converter.
Simulation
To confirm the validity of the circuit design, SPICE simulations were performed concerning the 3-stage power converters shown in Figs.10 ∼ 13 † . In these simulated converters, B1 denotes the bootstrap circuit shown in Fig.14 (17) . To alleviate the threshold voltage drop caused by power-switches, the bootstrap circuits were attached to the power-switches. Figure 15 shows the transient characteristics of the simulated converters. The SPICE simulations were performed under the conditions that the input voltage
, and the on-resistance of the power-switch R on = 0.25Ω. In Fig.15 , the output load R o was set to 7Ω. The set- † In cellular phones, the typical voltage of the lithium battery is about 3.6V .
† † In the IC implementation of the proposed converter, C j and C b are external. tling time of the proposed converter is less than 20µs at 500kHz. As Fig.15 shows, the settling time of the series-parallel type power converter is the longest. Figure 16 shows the ripple noise for the output capacitor C o . As Fig.16 shows, the ripple noise of the proposed converter and the ring-type converter are smaller than that of the series-parallel type power converter. Figure 17 show the power efficiency of the simulated converters. The proposed converters and the seriesparallel type converter are superior to the ring-type power converter in respect of the power efficiency. In the case of 2/3 step-down conversion, the power efficiency of the proposed converter of Fig.13 is 92.7% † † † in the output current about 320mA.
Conclusion
A step-down DC-DC converter with charge-average processes has been proposed in this paper. The validity of the circuit design was confirmed through SPICE simulations. The simulations showed the following results.
1. Different from the series-parallel type power converter, the proposed converter can provide various types † † † The power efficiency of the proposed converter can be improved by using the power-switches with small on-resistance. of output voltages such as (2/3)V in , (3/2)V in , and so on. 2. When the number of the capacitors is less than 4, the material cost for the proposed converter is smaller than that for the conventional power converters 3. For the input voltage 3.6V , the power efficiency of the proposed converter is 92.7 % in the output current about 320mA.
The further improvement of efficiency and the analysis of the proposed circuit containing parasitic elements are left to the future study.
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